Fifth Workshop on Automated Verification of Critical Systems (AVoCS'05). Image 3/59
Juliano Iyoda: Automatic Formal Synthesis of Hardware from Higher Order Logic